



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/037,436	12/31/2001	James M. Dodd	5038-184	4824

7590 03/16/2005

MARGER JOHNSON & McCOLLOM, P.C.
1030 SW MORRISON STREET
PORTLAND, OR 97205

EXAMINER

DANG, KHANH

ART UNIT	PAPER NUMBER
----------	--------------

2111

DATE MAILED: 03/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/037,436

Applicant(s)

DODD ET AL.

Examiner

Khanh Dang

Art Unit

2111

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 January 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-9, 11-18 and 20-41 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 9, 11, 17, 18, 21-24, 31 and 35-41 is/are allowed.
- 6) ☒ Claim(s) 1, 4, 5, 12-16, 25, 26, 29, 30 and 32-34 is/are rejected.
- 7) ☒ Claim(s) 2, 3, 6-8, 27, and 28 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☐ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 112

Claims 15 and 16 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

With regard to claim 15, the language such as "the READ command signals identify, to each memory unit, which memory unit of the multiple memory units is to perform a data read operation" is unclear and cannot be ascertained in view of the specification. The specification, page 8, lines 23-25 simply states that "the memory controller embeds, within its address/command signals, information that identifies the memory unit, device, or rank selected for a particular read or write operation."

Clarification is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claim 15 is rejected under 35 U.S.C. 102(b) as being anticipated by the acknowledged prior art of Figs. 2 (Prior Art).

As best the Examiner can ascertain from the language of the claim, this claim does not define any structure that differs from the prior art.

The prior art discloses a memory controller (42) comprising: an address/command generator to generate address and command signals (on address/command bus 28) for multiple memory units (46A/46B), including READ command signals, wherein the READ command signals identify, to each memory unit, which memory unit of the multiple memory units is to perform a data read operation. It is clear that each READ command signal of the READ signals identifies the memory unit because the "[a]ddress signals specify the location within a memory device where data is to be read from". See at least page 1, lines 22-23, of the originally filed specification. Note also that originally filed specification, page 8, lines 23-25 also states that "the memory controller embeds, within its address/command signals, information that identifies the memory unit, device, or rank selected for a particular read or write operation."

Claims 15, 16, 29, and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by the Klein.

As best the Examiner can ascertain from the language of the claim, this claim does not define any structure that differs from the prior art. With regard to claim 15, Klein discloses a memory controller (22/23) comprising: an address/command generator to generate address and command signals (on address bus 66/command bus

Art Unit: 2111

68) for multiple memory units (memory modules 60 or memory modules 76, for example), including READ command signals, wherein the READ command signals identify, to each memory unit, which memory unit of the multiple memory units is to perform a data read operation. It is clear that each READ command signal must identify the memory unit because the location of memory device has already been specified by the address signals. In any event, Klein, at least column 6, lines 54-56, clearly states that "the address to be accessed selected by the host processor will identify which memory module 35 is to be accessed."

With regard to claim 16, see at least Fig. 6 and description thereof.

With regard to claim 29, Klein discloses an article of manufacture containing computer instructions that, when executed by a processor, perform a method comprising transferring a register value (bits) to a termination parameter register (it is inherent that the state decoder includes registers for storing instruction to be decoded) in a memory unit (memory modules 60 or memory modules 76, for example) served by a data bus (70), the register value (bits) including fields (it is clear that the control bits from control bus 68 includes bits for indicating the state condition for the state decoder) to indicate, to the memory unit, state conditions under which the memory unit should enable and/or disable a data bus line termination circuit (including transfer gates 64) on the memory unit.

With regard to claim 30, see column 5, lines 18-40; column 5, line 5 to column 6, line 7.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 4, 5, 25, 26, and 32-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Klein in view of the acknowledged prior art of Fig. 2.

With regard to claims 1 and 25, Klein discloses a memory system comprising: an address bus (66)/control and command bus (68); a multidrop data bus (70) having a predetermined number of data signaling lines; a memory controller (22/23) to transmit address and command signals on the address bus (66)/control or command bus (68), and to transmit and receive data signals on the multidrop data bus (70) corresponding to the address and command signals; and first and second memory units (memory modules 60 or memory modules 76), each connected to both the address/command bus and the multidrop data bus, at least the second memory unit (at least one of the memory modules 60 and memory modules 76) comprising controllable termination circuitry (including transfer gate 64) having on and off states and coupled to the multidrop data bus (70), and termination control logic (programmable logic) to set the state of the termination circuitry according to decoded commands (decoded by state decoder 78, for example) received on the control/command bus (68). With regard to claim 4, it is clearly inherent that the state decoder includes registers for storing instruction to be decoded in memory modules 60 or memory modules 76, for example. It

Art Unit: 2111

is also clear that the control bits from control bus 68 include bits for indicating the state condition for the state decoder. With regard to claim 5, in Klein, the memory system supports different types of memory configuration, and the memory controller can be configured accordingly. See column 5, lines 18-40; column 5, line 5 to column 6, line 7. With regard to claim 26, in Klein, the memory units can be different. Thus, their internal parameters are different, and therefore the state is set depending on the internal parameters. See column 5, lines 18-40; column 5, line 5 to column 6, line 7. With regard to claims 32-34, it is clearly inherent that in every conventional DDR RAM, READ commands can be issued one after another and addressed to different target memory units. Further, it is also inherent that the termination circuitry for each memory unit will turn ON or OFF depending on whether its memory unit is being targeted or addressed.

Klein does not disclose that address signals and control/command signals may share the same bus. However, the prior art disclose that address/command bus "may have separate address lines and command lines [as in Klein], or addresses and commands may share a common set of lines and use temporal address/command separation." See page 2, lines 1-3 of the originally filed specification.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a common bus for both address signals and control/command signals, as taught by the prior art, for the purpose of cost saving, or because such a modification is merely a design choice and involves only routine skill in the art.

Claims 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Klein in view of the acknowledged prior art of Fig. 2.

At the outset, it is noted that similar claims will be grouped together to avoid repetition. It is also noted that it has been held that the recitation that an element is "capable of" performing a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPQ 138.

With regard to claim 12, it is inherent that the state decoder includes registers for storing instruction to be decoded. With regard to claim 13, it is clear that in Klein, the "parameters" include the OFF or CLOSE state for turning-off the transfer gates. With regard to claim 14, see discussion regarding claims 17 and 18.

Klein does not disclose that address signals and control/command signals may share the same bus. However, the prior art disclose that address/command bus "may have separate address lines and command lines [as in Klein], or addresses and commands may share a common set of lines and use temporal address/command separation." See page 2, lines 1-3 of the originally filed specification.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a common bus for both address signals and control/command signals, as taught by the prior art, for the purpose of cost saving, or because such a modification is merely a design choice and involves only routine skill in the art.

Response to Arguments

Applicants' arguments filed 1/28/2005 have been fully considered but they are not persuasive.

At the outset, Applicants are reminded that claims subject to examination will be given their broadest reasonable interpretation consistent with the specification. *In re Morris*, 127 F.3d 1048, 1054-55 (Fed. Cir. 1997). In fact, the "examiner has the duty of police claim language by giving it the broadest reasonable interpretation." *Springs Window Fashions LP v. Novo Industries, L.P.*, 65 USPQ2d 1862, 1830, (Fed. Cir. 2003). Applicants are also reminded that claimed subject matter not the specification, is the measure of the invention. Disclosure contained in the specification cannot be read into the claims for the purpose of avoiding the prior art. *In re Sporck*, 55 CCPA 743, 386 F.2d, 155 USPQ 687 (1986).

With this in mind, the discussion will focus on how the terms and relationships thereof in the claims are met by the references. Response to any limitations that are not in the claims or any arguments that are irrelevant and/or do not relate to any specific claim language will not be warranted.

The 112 Rejection:

It is acknowledged that Applicants agree with the Examiner that the originally filed specification only discloses ""the memory controller embeds, within its

Art Unit: 2111

address/command signals, information that identifies the memory unit, device, or rank selected for a particular read or write operation.” Further, the “[a]ddress signals specify the location within a memory device where data is to be read from”. See at least page 1, lines 22-23, of the originally filed specification. Thus, it is clear that the language such as “the READ command signals identify, to each memory unit, which memory unit of the multiple memory units is to perform a data read operation” (emphasis added) is unclear and cannot be ascertained in view of the specification.

The Klein 102 Rejection:

With regard to claim 15, Applicants argue that Klein does not disclose that “Klein selects a memory module 60 to perform read and write operations by providing a chip select signal to the selected memory module 60. Klein, col. 6, lines 37-39; Figure 10. Klein, however, does not disclose identifying, to each memory module 60, which memory module receives the chip select signal and thus performs a read or write operation. Since Klein does not identify to each memory module, which memory module is to perform a data read operation, Klein, therefore, does not anticipate claim 15, or claim 25, and their corresponding dependent claims.” At the outset, it is noted that column 6, lines 37-39 of Klein only states that “This may be appropriate when applying the invention to synchronous-DRAM memory modules, where a chip select signal is commonly used.” It is also noted that the originally filed specification only discloses “the memory controller embeds, within its address/command signals, information that identifies the memory unit, device, or rank selected for a particular read

Art Unit: 2111

or write operation.” Further, the “[a]ddress signals specify the location within a memory device where data is to be read from”. See at least page 1, lines 22-23, of the originally filed specification. In any event, contrary to Applicants’ argument, it is clear from Klein that each READ command signal must identify the memory unit because the location of memory device has already been specified by the address signals. Without identifying the addressed memory unit, a READ operation simply cannot be performed. As a matter of fact, Klein, at least column 6, lines 54-56, clearly states that “the address to be accessed selected by the host processor will identify which memory module 35 is to be accessed.”

With regard to claim 29, Applicants argue that Klein does not disclose “executing instructions by a processor to transfer a register value to a termination register to indicate conditions under which the memory unit should enable and/or disable a data bus line termination circuit.” Contrary to Applicants’ argument, in Klein, the control bits from control bus 68 including bits for indicating the state condition for the state decoder are transferred to transfer gate 64 to enable or disable the transfer gate by opening and closing the transfer gate after a determination is made whether or not a memory access to or from the module is being made. The term “conditions” or “termination configuration parameters” includes enable or disable states (by opening and closing the transfer gate after a determination is made whether or not a memory access to or from the module is being made). Further, in Klein, it is inherent that the state decoder includes registers for storing instruction to be decoded in a memory modules (60) or (76) served by a data bus (70). With regard to claim 30, Applicants argue that “Klein does not teach evaluating

Art Unit: 2111

the number of memory units present on the data bus, and selecting register value for the memory units according to the number of units present.” In response, Applicants’ attention is again directed to Klein, column 5, line 5 to column 6, line 7, particularly lines 18-40.

The Rejection Based on the Acknowledged Prior Art of Fig. 2:

With regard to claim 15, Applicants argue that Klein does not disclose that “the READ command signals identify the memory unit currently being addressed.” Contrary to Applicants’ argument, it is clear from Klein that each READ command signal must identify the memory unit because the location of memory device has already been specified by the address signals. Without identifying the addressed memory unit, a READ operation simply cannot be performed. Further, it is clear that each READ command signal of the READ signals identifies the memory unit because the “[a]ddress signals specify the location within a memory device where data is to be read from”. See at least page 1, lines 22-23, of the originally filed specification. Note also that originally filed specification, page 8, lines 23-25 also states that “the memory controller embeds, within its address/command signals, information that identifies the memory unit, device, or rank selected for a particular read or write operation.”

The 103 Rejection:

With regard to claim 1, Applicants argue that “[t]ransfer gates 64, however, reduce parasitic capacitances by removing a load condition on data bus 70, specially by

Art Unit: 2111

isolating a bus segment and a corresponding memory module 76 from data bus 70, not absorbing the signals on the second drop as the claim requires.” At the outset, it is noted that Applicants acknowledge that the termination circuit including the transfer gates 64 reduce parasitic capacitances by removing a load condition on data bus 70, specially by isolating a bus segment and a corresponding memory module 76 from data bus 70.” In response to Applicants’ argument, it is clear that in Klein, at least one of the memory modules 60 and memory modules 76 comprising controllable termination circuitry (including transfer gate 64) having on and off states and coupled to the multidrop data bus (70), and termination control logic or programmable logic in prior art to set the state of the termination circuitry including transfer gate 64 to enable or disable the transfer gate by opening and closing the transfer gate after a determination is made whether or not a memory access to or from the module is being made according to decoded commands decoded by state decoder 78, for example received on the control/command bus (68). In the on state, one of the memory modules 60 and 76 stationed at one drop is accessed at one drop whereas the signals at the other drop where the other one the memory modules 60 and 76 resides are absorbed/terminated. Further, termination circuitry is known for its use in reducing parasitic inductance and capacitance, thus improving signal integrity and reducing reflections and ringing on high-speed transmission lines. Thus, it is clear that in Klein, the circuit including the transfer gates 64 is readable as a termination circuit, since it is used to reduce parasitic capacitances by isolating a bus segment and a corresponding memory module 76 from

Art Unit: 2111


data bus 70, or in another word, by absorbing/terminating the signals fed to the so-called "second drop" where one of the memory modules 60 and 76 resides.

Allowable Subject Matter

Claims 2, 3, 6-8, 27, 28, are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 9, 11, 17, 18, 21-24, 31, and 35-41 are allowable.

Any inquiry concerning this communication should be directed to Khanh Dang at telephone number 571-272-3626.



**Khanh Dang
Primary Examiner**